The present work focuses on nanowire (NW) applications as semiconducting elements in solution processable field-effect transistors (FETs) targeting large-area low-cost electronics. We address one of the main challenges related to NW deposition and alignment by using dielectrophoresis (DEP) to , s-s ~500 mV/dec and field-effect mobility of ~ 28 cm 2 /Vs. These results demonstrate that DEP can be used to assemble multiples NWs from solvent formulations to enable low temperature hybrid transistor fabrication for large area inexpensive electronics.
INTRODUCTION
Solution-based fabrication of field-effect transistors (FETs) using semiconducting 'inks' at low temperatures and on large area substrates is an attractive technology for the development of low-cost, lightweight and flexible electronics, including sensors[1], RFID [2] , memory elements [3] and displays [4] .
Semiconducting single-crystalline nanowires (NWs) are excellent candidates for high performance, low cost electronics due to their high charge carrier mobility, comparable to their bulk single crystalline forms [5, 6] . The NWs small size permits solvent dispersions and subsequent solvent processing on various substrates at room temperature. However, to realistically fulfil the potential of semiconducting NWs as the active channel material in high performance FETs, several key issues still need to be addressed, such as: (i) development of solution-based deposition techniques, offering scalability and integration into industrial fabrication processes; (ii) formation of ohmic contacts on top of NWs to define device channels; (iii) deposition of device quality gate dielectric layers, which must be fully compatible with low temperature large-area device assembly strategies; (iv) printing of metallic electrodes. In this work we focus on challenges (i), (ii) and (iii). Challenge (iv) related to ink-jet printing of metal nanoparticle inks for source-drain electrodes and significantly reducing the number of photolithographic steps we address in a different part of our investigation [7, 8] .
Several NW assembly strategies, including shear force [9] , microfluidic flow [6] , Langmuir Blodgett [10] and blown -bubble technique [11] offer dense NW-arrays coating on various substrates, including plastics. However, the majority of them do not offer precise NW positioning. Among the various NW assembly strategies developed, dielectrophoresis (DEP) is currently one of the few deposition techniques, offering precise positioning of various nanostructures, including semiconducting/metallic NWs and carbon nanotubes (CNTs), whilst providing high degree of material orientation [12, 13] in respect to charge flow direction. Recently, truly large-area device integration has been demonstrated with DEP positioning of single silicon nanowires over 16,000 electrode sites, although no electrical data has been presented [14] .
The performance of nanowire transistors is strongly affected by the gate dielectric. High dielectric constant materials such as Al2O3 and HfO2 which can be processed at low temperatures via atomic-layer-deposition techniques (ALD) are offering low NW transistor gate driving voltages [15, 16] . However, high quality gate dielectric layers, offering reduced source-gated leakage currents still require high temperature annealing (>500 o C) thus making these dielectric materials incompatible with plastic substrates [15, 17] . Polymers such as poly(methyl methacrylate) (PMMA) [18] , polyimide [19] , and self assembly nanodielectrics (SAND) [20] can also be used as gate dielectrics in NW-based solution processed FETs. Although, the multiple process steps needed for SAND [20] formation will be challenging to reproduce over large-area substrates including plastics.
There are very few reports of hybrid NW FETs employing vapour-phase deposited organic gate dielectrics such as poly-para-xylylene (parylene N). This is surprising since parylenes are optically transparent materials with excellent dielectric and barrier properties, including low-k (~2.6), high dielectric strength, and good moisture barrier characteristics. 
EXPERIMENTAL
The ZnO NWs used in this work were synthesized via a vapour transport technique [21] . The growth was carried out at ~700 o C in a quartz tube positioned in a tube furnace. Zn powder (99.999%, Sigma Aldrich) was loaded into alumina boat positioned close to the centre of the growth chamber. Prior to turning the furnace on, the quartz tube was sealed and purged with N2 (~1000sccm) for ~1hr. At a furnace temperature of ~450 o C, the N2 gas flow was reduced (~500sccm) and O2 gas (~4-12sccm) was introduced into the growth chamber. After ~1hr at ~700 o C, the furnace was switched off and allowed to cool naturally. The resulting ZnO NWs appeared as white/grey deposits, which were collected on aluminium foils in the low temperature downstream region of the chamber.
To obtain NW solvent suspensions, aluminium foils were removed from the growth chamber, immersed in methanol and agitated in a sonic bath. During sonication nanowires were released from the growth foils, collected in methanol and formed nanowire dispersions.
The as-prepared ZnO NWs formulations were then drop cast on Si/SiO2 wafers and carbon grids and were characterized using a combination of scanning electron microscopy (SEM) and transmission electron microscopy (TEM), as shown in Fig. 1 and Supporting information. From analysis of several SEM images, as-synthesized typical NW length was determined to range from ~1µm to tens of µm long. A significant amount of impurities, mostly ZnO nanocrystal material has been observed. The high resolution TEM (HRTEM) image of a representative ZnO NW in Fig. 1b revealed the typical structure of a highly crystalline material. The diffractogram of the image was used to assign crystallographic direction families and to identify the growth direction {100}. 50µm 5nm
Low resolution TEM images (Supporting information) were used to determine the mean ZnO NW diameter to be ~120nm.
ZnO NW FETs in this work were assembled on low-sodium glass substrates as top-gate devices with a 300nm thick vapour-phase deposited parylene N as the gate dielectric, as shown in Fig.   2 . ITO electrode structures were first patterned on the glass substrates via photolithography (lift-off) and these served as DEP alignment electrodes. The dielectrophoretic nanowire deposition process began with the application of an AC field across two parallel electrodes. To ensure that ZnO NW droplet solutions were confined to a small area, substrates were pre-treated with octyltrichlorosilane (OTS, ~1mMol in toluene) self-assembled monolayer, which rendered substrate surfaces hydrophobic. ZnO NWs dispersions in methanol (~10µL droplets) were placed over electrode gap area, where external alternating voltage potential of 10Vpeak-to-peak and sinusoidal frequency of 16
KHz was applied by PSM1735 Numetriq impedance analyser. After the DEP process, excess solution was absorbed by a tissue. Typically, several ZnO NWs (~5-20NWs) were observed bridging the gap between the electrodes (Fig. 2a) . Notably, nanowires were deposited preferentially in the electrodes gap perpendicular to the device electrode edges, with minimal amount of non-nanowire impurities.
To improve the s/d contact properties to ZnO NWs, a second photolithographic (lift-off) step was performed to pattern additional ITO contacts on top of aligned nanowires. At this stage all-round contacts were formed on the ends of the NWs and this ensured that carrier injection can occur over the entire NW regions sandwiched between the top and bottom ITO contacts. However, whilst this step was essential to improve contact properties to the ZnO NWs, it also resulted in the removal of several ZnO NWs from the channel due to poor nanowire-electrode adhesion during the lift-off process.
Nonetheless, several ZnO NW FETs with multiple nanowires in the channel area were fabricated and characterized. Device fabrication yield was noted in more detail for Si nanowires FETs (not shown in this paper) produced with the same deposition process. Typically ~85% fabrication yield was obtained. With ZnO NW devices produced in this work we observed similar fabrication yield. To complete the hybrid devices, substrates were transferred to a custom built parylene N deposition chamber consisting of a horizontal tube furnace with two separate heaters, and ~300nm thick layers were deposited. The vapour deposition began with the sublimation of the raw material (diparaxylylene) at ~150 o C in low vacuum (~0.1torr). In the gaseous state, at 650 o C the dimer decomposed to form gaseous monomers (para-xylylene). The monomers condensed and polymerised in the sample part of the deposition chamber maintained at room temperature, and transparent polymer films (polyp-xylylene) were formed. Unlike solution based polymer dielectrics [18, 19] , parylene N films were conformal, filling all topological voids around NWs. Following deposition of dielectric layers, a ~60nm thick Au gate strips were thermally evaporated (Kurt J. Lesker) via shadow mask to overlap the device channels. Current-voltage (I-V) measurements of the devices were first performed in dry N2 glovebox immediately after fabrications and later in ambient air, following 12 weeks ambient air exposure of the fabricated devices. Electrical measurements were performed on a home built probe stage using a semiconductor characterisation system (Keithley 4200).
RESULTS AND DISCUSSION

Dielectrophoretic nanowire alignment
The DEP is a process that can be understood as the motion of uncharged, polarizable particles in nonuniform electric fields. [14, 22, 23] The DEP force arise from the interaction between an electric field (generated by electrically driven parallel electrodes) and the dipole induced in particles [14] . Whilst the magnitude and direction of the DEP force exerted on a nanowire (FDEP) is difficult to determine DEP has several advantages for the selective manipulation of nanowires. On one hand, long nanowires are preferentially attracted over small debris because of their greater volume, and even if debris attracted it rarely bridges the inter-electrode gap. Since a stronger dipole can form along the longest axis of the particle it will also align itself with the electric field lines and thereby preferentially bridge the inter electrode gap. Secondly, since single crystalline particles have a higher specific conductivity than the polycrystalline debris, a pure singe crystalline particle will be the more polarizable and thereby experience maximum force over a greater frequency range; since the significance of the conductivity in the term decreases with frequency, it is clear from Equation (2) that a particle with a higher conductivity will experience positive (attractive) DEP at higher frequencies than a less conductive particle. This allows the assembly process to be optimized by selecting a frequency that attracts only the most conductive particles while repelling the less conductive particles.
Crystal defects in a particle decrease the specific conductivity of the particle. So the purest nanowires should have the highest specific conductivity while amorphous or polycrystalline particles have a lower specific conductivity. This allows selecting a frequency where pure nanowires are attracted preferentially, allowing the assembly of high quality devices. and field-effect mobility (µ) were extracted. From transfer characteristics linear regime, the device VT was evaluated to be ~ -4.8 ±0.6V. The devices also exhibited low off-currents (~3pA) and high peak currents (~43µA at VG = 30V), corresponding to on/off ratio close to 10
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. The extracted off-currents, oncurrents and on/off current ratio attained by the device were found to be better than majority of reported data for single ZnO NW FET structures employing various organic dielectric, including 15nm organic nanodielectric layers [18, 20] . Moreover, these parameters are also significantly better than reported data for DEP assembled multiple ZnO nanowire channel FET structures with SiO2 gate dielectric layers [12, 26] . Another critical device performance parameter is the s- Arrows indicate the direction of voltage scan. gm for this device was evaluated to be ~2μS at VD=10V.
For low power applications, low s-s is essential (~60 mV/dec, theoretical limit) and this can only be achieved for small Ci. From Fig. 3a , s-s in the present device was calculated to be ~400 mV/dec, which is comparable to those of state of the art poly-Si FETs (~200 mV/dec) [6] and is significantly better than organic and α-Si FETs, which typically show s-s from 1 V/dec to several volts per decade.
[4] Such low s-s value attained by the present hybrid device points to the excellent ZnO NWsparylene N interface characteristics, with low density of interface states and/or effective encapsulation of the ZnO NW channel from ambient species, including moisture and oxygen. These species were collectively linked to device instability issues, including poor carrier mobility, degradation in output currents and hysteresis behaviour in NW FETs and CNT FETs [27] [28] [29] . Ambient instability of ZnO has been ascribed in the literature to the adsorption of oxygen on ZnO surface which depletes the surface of electrons, leading to positive VT shifts in ZnO NW based FETs. [30] Song et al [31] presented some evidence of single ZnO NW FET sensitivity to ambient air, in which positive VT shifts and degradation in I-V curves were observed after devices were exposed to ambient air. The authors demonstrated that passivation of the ZnO NW surface with PMMA can offer a more stable device operation.
To assess the stability of our devices to atmospheric conditions, we measured the same hybrid multichannel ZnO NW transistors in normal lab conditions following 12 weeks exposure to air environment. suggests that the device is still operating as an n-channel enhancement mode; (ii) the device exhibits high gate-to-channel modulation with incremental increase of VD. The family of output scans at the different VG biases (Fig. 4b) demonstrates near-linear ID-VD relationship at low VD, weakly saturating at high VD.
From the transfer scans in Fig. 4a , we extracted the off-current, peak-current and on/off current ratio to be 5pA, ~22μA and ~4x10 6 , respectively. These parameters agree well with those attained by the device in N2 ambient thus demonstrating good stability of the device under atmospheric air conditions. We do however acknowledge that the progression of the output scans (Fig. 4a) at the different VG in ambient air does reveal small degradation (approximately a factor of 2 lower) in ID compared to that in N2 ambient conditions (Fig. 3b) at VD = 10V. This decrease in ID may be explained by (i) an increase in the ITO resistivity (due to reduction in oxygen vacancies) at the Unlike conventional thin-film transistors, composed of thin semiconductor films, the lack of extended device geometry in NW FETs leads to large parasitic capacitance resulting from electrostatic fringing of the gate field acting on the cylindrical-like nanowires. As a result, carrier mobility (µeff) in NW FETs is typically calculated using the cylinder-on plate model (Eq. 3) and the MOSFET model in the linear regime (Eq. 4). [6, 20, 29] 
where CT is the coupling capacitance, N is NW density (7 ZnO NWs), o is absolute permittivity (~8.85x10 -12 F/m), r is parylene N dielectric constant (~2.6), L is channel length (taken as the separation between the source-drain, ~5µm in the present device), r is average NW radius (~60nm) and d is dielectric thickness (300nm). For the present device, we estimated CT to be ~2fF; assuming channel geometry is seven 120nm diameter ZnO NWs connected in parallel. 
CONCLUSIONS
Single crystalline ZnO NWs were synthesized using a vapour transport method, then transferred in methanol and were preferentially deposited between indium-tin-oxide alignment electrodes on substrates using dielectrophoresis. Well aligned ZnO NWs were then used as charge transport channels in hybrid top-gate ZnO NW FETs with near ohmic ITO top source-drain contacts and polymer gate dielectric layers. Room temperature current-voltage measurements performed on devices in both N2 and also in ambient air after 12 weeks air exposure showed n-channel enhancement mode type FET characteristics with excellent performance metrics, including high on/off current ratios of 10 7 and 4x10 6 , steep subthreshold swing of 400 mV/dec and 500 mV/dec, and field-effect mobility of ~35 cm 2 /Vs and 28m 2 /Vs, in N2 and air conditions respectively. This work has demonstrated that high performance ZnO NWs can be assembled using low-cost solution assembly based nanowire positioning strategies in predefined locations and that high on/off ratio and mobility can be achieved in devices using plastic components, including polymeric gate dielectric layers for future electronic systems on plastic substrates suitable for printed electronics applications.
